Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-01-03
2006-01-03
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S144000
Reexamination Certificate
active
06983346
ABSTRACT:
This invention is a cache memory employing a tag bypass controller to detect a memory access to the same cache line as a last cache miss address and a last cache hit address. This information is uses for efficient data accesses and forwarding. Registers store the last miss-address and the last hit-address and corresponding valid flags. These hardware features allow reduced tag-RAM accesses and greatly reduce the latency required to fully re-stock a missed cache line.
REFERENCES:
patent: 4370710 (1983-01-01), Kroft
patent: 4905141 (1990-02-01), Brenza
patent: 5860104 (1999-01-01), Witt et al.
patent: 5987561 (1999-11-01), Witt et al.
patent: 6560679 (2003-05-01), Choi et al.
patent: 6584549 (2003-06-01), Abdallah et al.
patent: 6775741 (2004-08-01), Ebeshu et al.
patent: 2001/0049772 (2001-12-01), Choi et al.
patent: 2004/0123034 (2004-06-01), Rogers et al.
patent: 2004/0153607 (2004-08-01), Rowlands et al.
Wilson, K.,M., et al.;Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors, Proc. of the 23rdAnnual Symp. On Computer Architecture. Philadelphis, PA, May 22-24, 1996, Proc. of the Annual Symp. On Computer Architecture, NY, ACM/IEEE, US, vol. SYMP. 23, May 22, 1996, pp. 147-157.
Anderson Matthew D.
Brady III W. James
Marshall, Jr. Robert D.
Patel Hetul
Telecky , Jr. Frederick J.
LandOfFree
Reducing tag-ram accesses and accelerating cache operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reducing tag-ram accesses and accelerating cache operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing tag-ram accesses and accelerating cache operation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3586912