Reducing the format time for bit alterable memories

Details Reducing the format time for bit alterable memories Reducing the format time for bit alterable memories

2006-11-29

2010-11-09

Ellis, Kevin L (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S145000, C711S154000, C711S166000, C711S171000, C711S172000, C365S185290, C365S185330, C365S218000

Reexamination Certificate

active

07831762

ABSTRACT:
In bit alterable memories, a particular header of a particular block may be programmed to a particular code to indicate that the block is to be considered empty. This saves the time of resetting all the bits in both the header and the data section of the block.

REFERENCES:
patent: 3893084 (1975-07-01), Kotok et al.
patent: 4471429 (1984-09-01), Porter et al.
patent: 5978245 (1999-11-01), Hata et al.
patent: 6865122 (2005-03-01), Srinivasan
patent: 7390691 (2008-06-01), Dennison et al.
patent: 7558904 (2009-07-01), Nakajima
patent: 2004/0013007 (2004-01-01), Eilert
patent: 2005/0190615 (2005-09-01), Linde et al.
patent: 2006/0047885 (2006-03-01), Pan et al.
patent: 2007/0029537 (2007-02-01), Campbell
patent: 2007/0136510 (2007-06-01), Ippongi
patent: 2007/0143531 (2007-06-01), Atri
patent: 2008/0112217 (2008-05-01), Karpov et al.
patent: 2008/0285332 (2008-11-01), Zheng et al.
Sean Eilert et al., Phase Change Memory, 2009,IEEE pp. 1-2.

Affiliated with

Also associated with

Rating

Reducing the format time for bit alterable memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reducing the format time for bit alterable memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reducing the format time for bit alterable memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4166988