Circuit and method for modulo address generation with reduced ci
Circuits, systems and method for address mapping
Code sequence for vector gather and scatter
Column address path circuit and method for memory devices...
Computer system with a shared address bus and pipelined write op
Configurable address generator and circuit using same
Configurable cache