Computer system with a shared address bus and pipelined write op

Details Computer system with a shared address bus and pipelined write op Computer system with a shared address bus and pipelined write op

1996-08-29

2000-10-31

Cabeca, John W.

Electrical computers and digital processing systems: memory

Address formation

Generating a particular pattern/sequence of addresses

711218, 711212, 711214, 711211, G06F 1200

Patent

active

061417416

ABSTRACT:
A computer system with a multiplexed address bus that is shared by both system memory and by slave devices is described. The slave devices are incorporated into an existing system memory configuration by providing a bus controller to execute a two-cycle address sequence on the multiplexed address bus. The address sequence is followed by a transfer of data. A random latency can exist between the time of receiving address information and the time of receiving data corresponding to the address information. This random latency can be exploited by the system CPU for other computational purposes. The bus controller of the system executes multiple, or pipelined, data writes to the bus before an acknowledgement for the first data write is received. In this scheme, the acknowledgement for the first data write is typically sent during the same time period that the subsequent data writes are being received. Consequently, data transfer acknowledgements overlap data writes. This overlapping operation allows the bus to be completely utilized during write operations, thereby improving data bandwidth.

REFERENCES:
patent: 4195352 (1980-03-01), Tu et al.
patent: 4403283 (1983-09-01), Myntti et al.
patent: 4454575 (1984-06-01), Bushaw et al.
patent: 4674032 (1987-06-01), Michaelson
patent: 4933845 (1990-06-01), Hayes
patent: 5150467 (1992-09-01), Hayes et al.
patent: 5191656 (1993-03-01), Forde, III et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5237567 (1993-08-01), Nay et al.
patent: 5253353 (1993-10-01), Mogul
patent: 5293571 (1994-03-01), Matsuda et al.
patent: 5386579 (1995-01-01), Bourekas et al.
patent: 5423008 (1995-06-01), Young et al.
patent: 5438666 (1995-08-01), Craft et al.
patent: 5446910 (1995-08-01), Kennedy et al.
patent: 5448701 (1995-09-01), Metz, Jr. et al.
patent: 5450552 (1995-09-01), Michino
patent: 5483642 (1996-01-01), Okazawa et al.
patent: 5490253 (1996-02-01), Laha et al.
patent: 5611058 (1997-03-01), Moore et al.

Affiliated with

Also associated with

Rating

Computer system with a shared address bus and pipelined write op does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Computer system with a shared address bus and pipelined write op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Computer system with a shared address bus and pipelined write op will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2065327