Two pole coupling noise analysis model for submicron...
Two-dimensional C-element array
Two-dimensional to three-dimensional VLSI design
Two-stage clock tree synthesis with buffer distribution...
Type configurable memory methodology for use with metal...