Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-28
2006-11-28
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07143386
ABSTRACT:
A pre-diffused array of core memory cells is provided in a metal programmable device. Multiple control block versions of interface logic are also provided and placed around the memory core. Contact points for each control block are brought to the surface of the wafer using a via. The appropriate interface logic is selected by connecting the metal layer to the appropriate surface contacts to access the core memory cells. The application-specific circuit, including memory configuration and memory interface type, is programmed with the metal layer.
REFERENCES:
patent: 6864716 (2005-03-01), Monzel et al.
patent: 2003/0128050 (2003-07-01), Schultz
patent: 2004/0267517 (2004-12-01), Kedem
LSI Logic Corporation
Siek Vuthe
To Tuyen
Yee & Associates P.C.
LandOfFree
Type configurable memory methodology for use with metal... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Type configurable memory methodology for use with metal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Type configurable memory methodology for use with metal... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3690710