Search
Selected: All

Method for improving transistor performance through reducing...

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method for making a semiconductor structure using silicon...

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Method of making relaxed silicon-germanium on glass via...

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Non-planar pMOS structure with a strained channel region and...

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Non-planar pMOS structure with a strained channel region and...

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Producing stress-relaxed crystalline layer on a substrate

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Relaxed SiGe layers on Si or silicon-on-insulator substrates...

Semiconductor device manufacturing: process – Germanium or silicon or ge-si on iii-v
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.