Fast data access mode in a memory device
Fast data access mode in a memory device
Fast re-synchronization of independent domain clocks after...
Fast synchronization of a number of digital clocks
Fast synchronization of a number of digital clocks
Fault tolerant computer
Fixed latency data computation and chip crossing circuits...
Flexible phase-locked loop system to indicate...
Fully stable clock domain synchronization technique for...