Configurable pipeline to process an operation at alternate...
Context switching pipelined microprocessor
Continued processing of out-of-order non-architectual operations
Control bit vector storage for a microprocessor
Control of processor pipeline movement through replay queue and
Control word register renaming
Controlling out of order execution pipelines issue tagging
Controlling writes to non-renamed register space in an...
Counting instructions to skip in superscaler processor