Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2005-05-16
2008-11-18
Kim, Matt (Department: 2184)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S217000, C712S218000, C712S219000
Reexamination Certificate
active
07454598
ABSTRACT:
A method and system of controlling out of order execution pipelines using issue tags is disclosed. The issue tags are used to dynamically calculate pipeline skew parameters that track the relative position of a load/store instruction in a load/store pipeline and a simultaneously issued integer instruction in a variable length integer pipeline. The issue tags and pipeline skew parameters are used to improve data hazard detection, pipeline stalling, and instruction cancellation.
REFERENCES:
patent: 4794518 (1988-12-01), Mizushima
patent: 5941983 (1999-08-01), Gupta et al.
patent: 6438681 (2002-08-01), Arnold et al.
patent: 6604192 (2003-08-01), Arnold et al.
patent: 6859873 (2005-02-01), Norden et al.
patent: 6889317 (2005-05-01), Sami et al.
patent: 6976152 (2005-12-01), Yeh et al.
patent: 2002/0199085 (2002-12-01), Norden et al.
patent: 2005/0149699 (2005-07-01), Norden et al.
patent: 2006/0259742 (2006-11-01), Norden et al.
Johnson, Superscalar Microprocessor Design, 1991, Prentice Hall, pp. 168-170.
Dickstein & Shapiro LLP
Infineon - Technologies AG
Kim Matt
Tseng Cheng-Yuan
LandOfFree
Controlling out of order execution pipelines issue tagging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Controlling out of order execution pipelines issue tagging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling out of order execution pipelines issue tagging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4029729