Search
Selected: L

L-connect routing of die surface pads to the die edge for stacki

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Layered chip package and method of manufacturing same

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Layout and process to contact sub-lithographic structures

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Lead on chip semiconductor memory device with multiple bit confi

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Liquid crystal display

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Liquid crystal display

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Low-capacitance bonding pad for semiconductor device

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.