Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-06-03
2000-10-24
Whitehead, Jr., Carl
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438761, 438763, 438784, H01L 214763
Patent
active
061366854
ABSTRACT:
An insulating film with a low dielectric constant is more quickly formed on a substrate by reducing the co-etch rate as the film is deposited. The process gas is formed into a plasma from silicon-containing and fluorine-containing gases. The plasma is biased with an RF field to enhance deposition of the film. Deposition and etching occur simultaneously. The relative rate of deposition to etching is increased in the latter portion of the deposition process by decreasing the bias RF power, which decreases the surface temperature of the substrate and decreases sputtering and etching activities. Processing time is reduced compared to processes with fixed RF power levels. Film stability, retention of water by the film, and corrosion of structures on the substrate are all improved. The film has a relatively uniform and low dielectric constant and may fill trenches with aspect ratios of at least 4:1 and gaps less than 0.5 .mu.m.
REFERENCES:
patent: 4468413 (1984-08-01), Backmann
patent: 4851370 (1989-07-01), Doklan et al.
patent: 4872947 (1989-10-01), Wang et al.
patent: 4894352 (1990-01-01), Lane et al.
patent: 5000113 (1991-03-01), Wang et al.
patent: 5013691 (1991-05-01), Lory et al.
patent: 5089442 (1992-02-01), Olmer
patent: 5156881 (1992-10-01), Okano et al.
patent: 5215787 (1993-06-01), Homma
patent: 5271972 (1993-12-01), Kwok et al.
patent: 5275977 (1994-01-01), Otsubo et al.
patent: 5288518 (1994-02-01), Homma
patent: 5314724 (1994-05-01), Tsukune et al.
patent: 5319247 (1994-06-01), Matsuura
patent: 5334552 (1994-08-01), Homma
patent: 5385763 (1995-01-01), Okano et al.
patent: 5399529 (1995-03-01), Homma
patent: 5413967 (1995-05-01), Matsuda et al.
patent: 5420075 (1995-05-01), Homma et al.
patent: 5429995 (1995-07-01), Nishiyama et al.
patent: 5474589 (1995-12-01), Ohga et al.
patent: 5563105 (1996-10-01), Dobuzinsky et al.
patent: 5571576 (1996-11-01), Qian et al.
patent: 5648175 (1997-07-01), Russell et al.
patent: 5661093 (1997-08-01), Ravi et al.
patent: 5937323 (1999-08-01), Orczyk et al.
Usami et al. "Low Dilectric Constant Interlayer Using Fluorine-Doped Silicon Oxide", Jpn. J. Appl. Phys. vol. 33, pp. 408-412, Jan. 1994.
Shapiro et al., "Dual Frequency Plasma CVD Fluorosilicate Glass Water Absorption And Stability", DUMIC Conference, Feb. 1995, pp. 118-123.
Takeishi et al., "Stabilizing Dielectric Constants of Fluorine-Doped-Si02 Films by N20-Plasma Annealing", DUMIC Conference, Feb. 1995, pp. 257-259.
Carl et al., "The Effect of O.sub.2 :C.sub.2 F.sub.6 Ratios and Low Frequency Power On The Gap Fill Properties And Stability Of F-TEOS Films", DUMIC Conference, Feb. 1995, pp. 234-240.
Matsuda et al., "Dual Frequency Plasma CVD Fluorosilicate Glass Deposition For 0.25 .mu.m Interlevel Dielectrics", DUMIC Conference, Feb. 1995, pp. 22-28.
Qian et al., "High Density Plasma Deposition And Deep Submicron Gap Fill With Low Dielectric Constant SIOF Films", DUMIC Conference, Feb. 1995, pp. 50-56.
Fukada et al., "Preparation of SiOF Films with Low Dielectric Constant By ECR Plasma CVD", DUMIC Conference, Feb. 1995, pp. 43-49.
Ravi K. Laxman, "Low .di-elect cons. Dielectrics: CVD Fluorinated Silicon Dioxides", Semiconductor International, May 1995, pp. 71-74.
Hayasaka et al., "High-Quality And Low Dielectric constant SiO.sub.2 CVD Using High Density Plasma", Dry Process Symposium, Nov. 1994, pp. 163-168.
Musaka et al., "Single Step Gap Filling Technology For Subhalf Micron Metal Spacings On Plasma Enhanced TEOS/0.sub.2 Chemical Vapor Deposition System", Extended Abstracts of the 1993 International Conference on Solid State Devices and Materials, Makuhari, 1993, pp. 510-512.
Robles et al., "Effects of RF Frequency and Deposition Rates on the Moisture Resistance of PECVD TEOS-Based Oxide Films", vol. 92-1, ECS Extended Abstracts, p. 215, Abstract 129, May 1992.
Galiano et al., "Stress-Temperature Behavior of Oxide Films Used For Intermetal Dielectric Applications", VMIC Conference, Jun. 1992, pp. 100-106.
Yu et al., "Step Coverage Study of Peteos Deposition for Intermetal Dielectric Applications", VMIC Conference, Jun. 1990, pp. 166-172.
Chang et al., "Frequency Effects and Properties of Plasma Deposited Fluorinated Silicon Nitride", J. Vac. Sci. Technol. B6 (2) 1988, pp. 524-532.
Murugesh Laxman
Narwankar Pravin
Orczyk Maciek
Qiao Jianmin
Sahin Turgut
Applied Materials Inc.
Guerrero Maria
Jr. Carl Whitehead
LandOfFree
High deposition rate recipe for low dielectric constant films does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High deposition rate recipe for low dielectric constant films, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High deposition rate recipe for low dielectric constant films will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1963265