Highly configurable PLL architecture for programmable logic
Highly configurable PLL architecture for programmable logic
Hold time margin increased semiconductor device and access time
Horizontal synchronizing signal generating circuit
Horizontal synchronous circuits
Hybrid phase-locked loop
Hybrid phase/delay locked loop circuits and methods
Hysteresis detecting method, hysteresis detecting circuit...
Hysteretic power-up circuit