Search
Selected: All

Reconfigurable array processor for floating-point operations

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable circuit having a pipeline structure for...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable circuit with a limitation on connection and...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable data processing device and method

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable functional units for implementing a hybrid...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable multidimensional array processor allowing...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable paired processing element array configured...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable processor with alternately interconnected...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reconfigurable single instruction multiple data array

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reduced power parallel processor apparatus

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Register file regions for a processing system

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Register pipe for multi-processing engine environment

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Registers for 2-D matrix processing

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Residual addition for video software techniques

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Resolving crossing requests in multi-node configurations

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Resolving crossing requests in multi-node configurations

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Resource flow computing device

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Reuseable configuration data

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Row and column enable signal activation of processing array...

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Run-time node prefetch prediction in dataflow graphs

Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.