Reconfigurable paired processing element array configured...

Details Reconfigurable paired processing element array configured... Reconfigurable paired processing element array configured...

2008-09-19

2011-10-25

Kim, Kenneth (Department: 2111)

Electrical computers and digital processing systems: processing

Processing architecture

Array processor

C712S222000

Reexamination Certificate

active

08046564

ABSTRACT:
Techniques, systems and apparatus are described for providing a processing element (PE) structure forming a floating point unit (FPU)-processing element. Each processing element includes each of two multiplexers (MUXes) to receive data from one or more sources including another PE, and select one value from the received data. The processing element includes an arithmetic logic unit (ALU) in communication with the two multiplexers to receive the selected value from each multiplexer as two input values, and process the received two input values to generate results of the ALU.

REFERENCES:
patent: 4901267 (1990-02-01), Birman et al.
patent: 2010/0174891 (2010-07-01), Nomoto

Affiliated with

Also associated with

Rating

Reconfigurable paired processing element array configured... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Reconfigurable paired processing element array configured..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reconfigurable paired processing element array configured... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4276008