Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2003-04-11
2008-11-18
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S016000
Reexamination Certificate
active
07454593
ABSTRACT:
The present invention relates to the control of an array of processing elements in a parallel processor using row and column select lines. For each column in the array, a column select line connects to all of the processing elements in the column. For each row in the array, a row select line connecting to all of the processing elements in the row. A processing element in the array may be selected by activation of its row and column select lines. The processing elements are connected to adjacent processing elements by respective segments of a row bus for each row and by respective segments of a column bus for each column. Each row of the array includes a respective column edge register coupled to a processing element at one end of the respective row and to a processing element at the other end of the respective row. Similarly, each column of the array includes a respective row edge register coupled to a processing element at one end of the respective row and to a processing element at the other end of the respective row. The column edge registers allow digital signals to be coupled between the processing elements at the ends of the respective row, and the row edge registers allow digital signals to be coupled between the processing elements at the ends of the respective column.
REFERENCES:
patent: 3308436 (1967-03-01), Borck, Jr. et al.
patent: 4876534 (1989-10-01), Mead et al.
patent: 4942517 (1990-07-01), Cok
patent: 4992933 (1991-02-01), Taylor
patent: 5408676 (1995-04-01), Mori
patent: 5444701 (1995-08-01), Cypher et al.
patent: 5689719 (1997-11-01), Miura et al.
patent: 5898881 (1999-04-01), Miura et al.
patent: 6728862 (2004-04-01), Wilson
patent: 6754801 (2004-06-01), Kirsch
patent: 6970196 (2005-11-01), Ishikawa et al.
patent: 2002/0133688 (2002-09-01), Lee et al.
patent: 2003/0026237 (2003-02-01), Mohebbi et al.
patent: 0 375 401 (1990-06-01), None
patent: 01/090915 (2001-11-01), None
Dorsey & Whitney LLP
Kim Kenneth S
Micro)n Technology, Inc.
LandOfFree
Row and column enable signal activation of processing array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Row and column enable signal activation of processing array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Row and column enable signal activation of processing array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027912