Valid bit generation and tracking in a pipelined processor
Variable length instruction pipeline
Virtual register renamed instruction issue for execution...
Write before read interlock for recovery unit operands
Writing of instruction results produced by instruction execution