Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or... – Commitment control or register bypass
Reexamination Certificate
2000-09-29
2004-06-22
Tsai, Henry W. H. (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
Commitment control or register bypass
C712S219000
Reexamination Certificate
active
06754808
ABSTRACT:
TECHNICAL FIELD
This invention relates to pipelined processors, and more particularly to generating and tracking valid and invalid instructions in the instruction pipeline.
BACKGROUND
Digital signal processing is concerned with the representation of signals in digital form and the transformation or processing of such signal representation using numerical computation. Digital signal processing is a widely used technology for many of today's high technology products in fields such as wireless communications, networking, and multimedia. One reason for the prevalence of digital signal processing technology has been the development of low cost, powerful digital signal processors (DSPs) that provide engineers the reliable computing capability to implement these products cheaply and efficiently. Since the development of the first DSPs, DSP architecture and design have evolved to the point where even sophisticated real-time processing of video-rate sequences can be performed.
DSPs are often used for a variety of multimedia applications such as digital video, imaging, and audio. DSPs can manipulate the digital signals to create and open such multimedia files.
MPEG-1 (Motion Picture Expert Group), MPEG-2, MPEG-4 and H.263 are digital video compression standards and file formats. These standards achieve a high compression rate of the digital video signals by storing mostly changes from one video frame to another, instead of storing each entire frame. The video information may then be further compressed using a number of different techniques.
The DSP may be used to perform various operations on the video information during compression. These operations may include motion search and spatial interpolation algorithms. The primary intention is to measure distortion between blocks within adjacent frames. These operations are computationally intensive and may require high data throughput.
The MPEG family of standards is evolving to keep pace with the increasing bandwidth requirements of multimedia applications and files. Each new version of the standard presents more sophisticated algorithms that place even greater processing requirements on the DSPs used in MPEG compliant video processing equipment.
Video processing equipment manufacturers often rely on application-specific integrated circuits (ASICs) customized for video encoding under the MPEG and H.263 standards. However, ASICs are complex to design, costly to produce and less flexible in their application than general-purpose DSPs.
REFERENCES:
patent: 5133077 (1992-07-01), Karne et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5781753 (1998-07-01), McFarland et al.
patent: 5968169 (1999-10-01), Pickett
patent: 6279100 (2001-08-01), Tremblay et al.
patent: 6542987 (2003-04-01), Fischer et al.
patent: 6609193 (2003-08-01), Douglas et al.
patent: 6629231 (2003-09-01), Lohman
Overkamp Gregory A.
Roth Charles P.
Singh Ravi P.
Tomazin Thomas
Fish & Richardson P.C.
Intel Corporation
Tsai Henry W. H.
LandOfFree
Valid bit generation and tracking in a pipelined processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Valid bit generation and tracking in a pipelined processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Valid bit generation and tracking in a pipelined processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3357907