Operation timing verifying apparatus and program
Optimization method for fractional-N phased-lock-loop (PLL)...
Optimization method of integrated circuit design for...
Optimization of ROM structure by splitting
Optimizing systems-on-a-chip using the dynamic critical path
Overlay measurement on double patterning substrate