Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
Inventor
active
BEOL interconnect structures with improved resistance to stress
Integrated circuit having a plurality of MOSFET devices
Integrated circuit having ultralow-K dielectric layer
Memory cell structure and method for fabrication thereof
Method of controlled low-k via etch for Cu interconnections
No associations
LandOfFree
Johnny Widodo does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Johnny Widodo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Johnny Widodo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2206140