Test pattern generator for SRAM and DRAM

Details Test pattern generator for SRAM and DRAM Test pattern generator for SRAM and DRAM

2005-08-23

2005-08-23

Decady, Albert (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S719000, C714S736000, C703S007000

Reexamination Certificate

active

06934900

ABSTRACT:
A test pattern generation and comparison circuit creates test pattern stimulus signals for and evaluates response signals from logic or memory such as random access memory (RAM). It utilizes both parallel and serial interfaces to the logic/memory under test. The test pattern generation and comparison circuit further provides a method for testing logic and memory utilizing built-in self test (BIST) techniques. The method uses a programmable logic/memory commands which are translated into physical logic signals and timings for the logic or memory under test. The results of the test pattern generated and applied to the logic or memory are compared to expected results. The result of the comparison is a pass/fail designation. In addition, the comparison of the expected test results with the actual test results provides information on the exact location of the failure. Also, since the test pattern generation and comparison circuit architecture is compatible with hardware description languages such as Verilog HDL or VHDL, the test pattern generation and comparison circuit can be automatically generated with a silicon compiler.

REFERENCES:
patent: 5377148 (1994-12-01), Rajsuman
patent: 5617531 (1997-04-01), Crouch et al.
patent: 5748640 (1998-05-01), Jiang et al.
patent: 5764657 (1998-06-01), Jones
patent: 5794175 (1998-08-01), Conner
patent: 5970073 (1999-10-01), Masuda et al.
patent: 6061817 (2000-05-01), Jones et al.
patent: 6094738 (2000-07-01), Yamada et al.
patent: 6249893 (2001-06-01), Rajsuman et al.
patent: 6415408 (2002-07-01), Rhodes et al.
patent: 6499070 (2002-12-01), Whetsel
patent: 6662326 (2003-12-01), Schober
“Processor-Based Built-In Self-Test for Embedded DRAM” by Dreibelbis et al. Microelectron. Div., IBM Corp.: IEEE Journal of Solid-State Circuits,: Nov. 1998 On page(s): 1731-1740 vol.: 33, Issue: 11 ISSN: 0018-9200 Inspec AccessionNo.: 6087324.
Kim et al., “On Comparing Functional Fault Coverage and Defect Coverage for Memory Testing,” IEEE.
Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, No. 11, No. 1999, IEEE, pp. 1676-1683.

Affiliated with

Also associated with

Rating

Test pattern generator for SRAM and DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test pattern generator for SRAM and DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test pattern generator for SRAM and DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3442838