Method for testing an electronic circuit comprising a test...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S048000

Reexamination Certificate

active

07577886

ABSTRACT:
An electronic circuit comprises a plurality of configurable cells configured according to a chaining command signal. These configurable cells are configured either in a chained state in which the configurable cells are functionally connected in a chain to form a shift register, if the chaining command signal is in a first state, or in a functional state in which the configurable cells are functionally linked to logic cells with which they co-operate to form at least one logic circuit, if the mode command signal is in a second state. It is provided that a test data word will be preceded by a signature. The set formed by the digital signature and the data word forms a test sequence. The signature is verified before the introduction of the test data word by an appropriate detection circuit.

REFERENCES:
patent: 5293610 (1994-03-01), Schwarz
patent: 5357572 (1994-10-01), Bianco et al.
patent: 5452355 (1995-09-01), Coli
patent: 6452355 (2002-09-01), Forster et al.
patent: 7076667 (2006-07-01), Gama et al.
patent: 2003/0204801 (2003-10-01), Tkacik et al.
patent: 2003/0206627 (2003-11-01), Penugonda et al.
patent: 2003/0218475 (2003-11-01), Gammel
patent: 2004/0093310 (2004-05-01), Thomborson
patent: 2006/0200719 (2006-09-01), Keller
patent: 2006/0239501 (2006-10-01), Petrovic et al.
patent: 2007/0277225 (2007-11-01), Rits et al.
patent: 1089083 (2001-04-01), None
patent: 1439398 (2004-07-01), None
patent: 1443338 (2004-08-01), None
patent: 2865828 (2005-08-01), None
David Hely, Frederic Bancel, Marie-Lise Flottes, Bruno Rouzeyre: “Test Control for Secure Scan Designs” Proceedings of the European Test Symposium 2005, IEEE 2005.
Michael J. Y. Williams and James B. Angell, “Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic” IEEE Transactions on Computers, vol. c-22, No. 1 Jan. 1973 pp. 46-60.
French Search Report for French Patent No. 0507282, INPI, Paris Apr. 13, 2006.
French Search Report for French Patent No. 0507281, INPI, Paris Apr. 13, 2006.
Yang, at al., “Scan Based Side Channel Attack on Dedicated hardware Implementations of Data Encryption Standard”, International Test Conference, Proceedings ITC 2004, Publication Date Oct. 26-28, 2004, pp. 339-344.
McCarty, “Automatic Test Equipment 9ATE) on a Network (securing access to equipment and data)”, Autotestcon Proceedings, 2000 IEEE Publication Date 2000. pp. 490-496.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for testing an electronic circuit comprising a test... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for testing an electronic circuit comprising a test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing an electronic circuit comprising a test... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4112573

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.