Method and apparatus for hardware co-simulation clocking

Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S030000, C714S733000

Reexamination Certificate

active

07085976

ABSTRACT:
Method and apparatus for hardware co-simulation clocking is described. More particularly, single-step clocking is used to load one or more test vectors and to output test results from such test vectors after processing. The test vectors are processed with the hardware using a free-running clock, for example to speed up test time and to generate information related to operational speed. A simulation of the hardware is used, where single-step clocking out the test results facilitates verification of the hardware test results with simulation test results.

REFERENCES:
patent: 5519715 (1996-05-01), Hao et al.
patent: 5524114 (1996-06-01), Peng
patent: 6418545 (2002-07-01), Adusumilli
patent: 6598192 (2003-07-01), McLaurin et al.
patent: 6651181 (2003-11-01), Lacey
patent: 6671848 (2003-12-01), Mulig et al.
patent: 6687866 (2004-02-01), Fukuda
patent: 2002/0138801 (2002-09-01), Wang et al.
patent: 2003/0009714 (2003-01-01), Evans
patent: 2003/0070118 (2003-04-01), Nakao et al.
patent: 2003/0094934 (2003-05-01), Date et al.
patent: 2003/0106004 (2003-06-01), Ricchetti et al.
Lytech Signal Processing (LSP); Technical Note (TN-102); “Host-Signal/Master FPGA co-simulation with MATLAB/Simulink & Xilinx's System Generators and LSP'S FPGALink”; available from http://www.signal-lsp.com/applications
otes.html; Feb. 13, 2003; pp. 1-4.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for hardware co-simulation clocking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for hardware co-simulation clocking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for hardware co-simulation clocking will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3672213

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.