Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2005-08-16
2005-08-16
Norton, Nadine G. (Department: 1765)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S717000, C438S720000, C438S723000, C438S725000
Reexamination Certificate
active
06930048
ABSTRACT:
The invention is a method of etching an integrated circuit (IC) structure that includes a metal hard mask layer. The etching of the metal hard mask layer is performed by first feeding a gas mixture comprising a fluorine containing gas and oxygen (O2) gas to a reactor. The method then proceeds to generate a plasma that etches the metal hard mask layer. The method can be applied to either performing a via etch or a trench etch. Additionally, the invention teaches the removal of a photoresist layer without affecting the metal hard mask layer.
REFERENCES:
patent: 6121150 (2000-09-01), Avanzino et al.
patent: 6194323 (2001-02-01), Downey et al.
patent: 6734096 (2004-05-01), Dalton et al.
Briggs Scott
Kang Sean S.
Le Tri
Li SiYi
Sadjadi S.M. Rega
IP Strategy Group, P.C.
Lam Research Corporation
Norton Nadine G.
Tran Binh X.
LandOfFree
Etching a metal hard mask for an integrated circuit structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Etching a metal hard mask for an integrated circuit structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Etching a metal hard mask for an integrated circuit structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3441097