Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having junction gate
Reexamination Certificate
2000-11-13
2002-10-29
Thomas, Tom (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having junction gate
C438S157000, C438S256000, C257S329000, C257S347000
Reexamination Certificate
active
06472258
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to structures and manufacturing methods for integrated circuits including field effect transistors (FETs) and, more particularly, to high performance FETs suitable for integrated circuits formed at high integration density.
2. Description of the Prior Art
It has been recognized for some years that increased integration density in integrated circuits provides not only improvements in performance and functionality but manufacturing economy, as well. Reduced device sizes and increased numbers of devices on a single chip of a given size have driven designs operating at reduced voltages.
Specifically, one effect of reducing channel or gate length below 50 nanometers is the difficulty in turning off the transistor even in the high dose halo implant. Power dissipation is thus increased since the transistors, in effect, cannot be fully turned off.
It is known to place gates on opposing sides of a channel of an FET which results in substantial improvements in FET performance (confirmed by theoretical and experimental studies). This is possible using gate structures which partially or fully surround the conduction channel. However, these same studies have demonstrated a requirement for an extremely thin diffusion region since, for short gate lengths of interest, the gate length must be maintained about 2-4 times the diffusion thickness. That is, for gate lengths of 20-100 nanometers, the diffusion thickness forming the channel must be held to 5-50 nanometers. Several proposals have been advanced for developing such a thin silicon region.
Another complication with the placement of gates of on opposite sides of the is that many known fabrication processes provide a gate structure which wraps around the conduction channel in a single body. Therefore the entire gate can only be driven to a single voltage even though it is desirable in some circumstances to place different voltages on opposite sides of the conduction channel. Conversely true dual-gate transistor designs that have separated gate electrodes generally precent severe difficulties in forming connections to the separated gate electrodes.
Recently, dual gate devices have been proposed which appear promising at gate dimensions below 70 nm. The performance of these devices is optimal if the two gates are self-aligned, satisfy the silicon thickness to gate dimension ratio outlined in the previous paragraph and specifically do not suffer from increased gate to junction capacitance. Additionally, it is important to have reduced source to drain resistance.
Further, the manufacture of transistors having conduction channels of sub-lithographic dimensions has been complicated and manufacturing processes have generally been complex, costly and having narrow process windows and correspondingly low yield. Not only are the conduction channel dimensions very critical to the performance of the transistor but the conduction channel generally must also be monocrystalline in order to have acceptable and reasonably uniform electrical characteristics.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a self-aligned dual gate field effect transistor with a channel region which is sub-lithographic in dimensions without increased source-drain resistance and with reduced gate-junction capacitance and allowing independent control of both gates.
In order to accomplish these and other objects of the invention, a field effect transistor is provided comprising a conduction channel of sub-lithographic width, source and drain regions having silicide sidewalls on a surface thereof, and polysilicon gate regions on opposing sides of the conduction channel, the polysilicon having silicide sidewalls formed thereon and recessed from said source and drain regions.
In accordance with another aspect of the invention, a method of forming a field effect transistor is provided including steps of depositing regions of pad nitride on a silicon layer, etching the silicon layer to undercut the pad nitride to form a conduction channel between a source region and a drain region, depositing polysilicon where the silicon has been etched, etching through the polysilicon, depositing silicide on remaining polysilicon and silicon, and removing the silicide and polysilicon from sides of the conduction channel near the source and drain regions.
REFERENCES:
patent: 4048646 (1977-09-01), Ogawa et al.
patent: 4622569 (1986-11-01), Lade et al.
patent: 4701423 (1987-10-01), Szluk
patent: 4847212 (1989-07-01), Balzan et al.
patent: 4849376 (1989-07-01), Balzan et al.
patent: 4965218 (1990-10-01), Geissberger et al.
patent: 5583368 (1996-12-01), Kenney
patent: 5773331 (1998-06-01), Solomon et al.
patent: 6335214 (2002-01-01), Fung
patent: 6350635 (2002-02-01), Noble et al.
Adkisson James W.
Agnello Paul D.
Ballantine Arne W.
Divakaruni Rama
Jones Erin C.
Chadurjian Mark F.
Magee Thomas
Thomas Tom
Whitham Curtis & Christofferson, P.C.
LandOfFree
Double gate trench transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Double gate trench transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Double gate trench transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2999363