Gated clock recovery circuit
Generating a clock crossing signal based on clock ratios
Generating non-integer clock division
Generation of phase shifted clock using selected multi-level ref
Generator for delay-matched clock and data signals
Glitch free clock start/stop control circuit for outputting a si
Glitch-free phase switching synthesizer
Glitchless clock switch circuit
GM cell based control loops
GM cell based control loops