Gated clock recovery circuit

Details Gated clock recovery circuit Gated clock recovery circuit

2006-03-07

2006-03-07

Liu, Shuwang (Department: 2634)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S373000, C375S375000, C331S002000, C331S00100A

Reexamination Certificate

active

07010077

ABSTRACT:
A gated clock recovery circuit is disclosed that receives an input data stream and generates a frequency and phase aligned clock output. The gated clock recovery circuit substantially instantaneously adjusts the generated clock signal to phase changes in the incoming data stream. In addition, the gated clock recovery circuit generates the clock output signal using only transmitted non-predetermined data. The gated clock recovery circuit includes two PLL circuits. The first PLL (PLL1) adjusts to the frequency of the transmitter, and provides a bias voltage, CAP1, to the second PLL (PLL2) to indirectly initially tune the second PLL. The bias voltage, CAP1, is applied to the second PLL through a transmission gate (or switch) that is initially in a closed (short) position. Thus, the first PLL drives the bias voltage, CAP2, of the second PLL, to align the frequency with the transmitter, until received data opens the transmission gate. Thereafter, the bias voltage, CAP2, is removed and the second PLL can operate without being controlled by PLL1so that the second PLL oscillates in phase with the received data. Simultaneously, the received data starts the oscillator in the second PLL so that the second oscillator is in phase with the received data. The second PLL then maintains this phase relationship between the second oscillator and the received data.

REFERENCES:
patent: 5072195 (1991-12-01), Graham et al.
patent: 5237290 (1993-08-01), Banu et al.
patent: 5463351 (1995-10-01), Marko et al.
patent: 5483180 (1996-01-01), Chai et al.
patent: 5610558 (1997-03-01), Mittel et al.
patent: 5675620 (1997-10-01), Chen
patent: 5757872 (1998-05-01), Banu et al.
patent: 5952892 (1999-09-01), Szajda
patent: 5982836 (1999-11-01), Sakae et al.
patent: 6215835 (2001-04-01), Kyles
patent: 0 530 775 (1992-09-01), None
patent: 0 715 427 (1995-11-01), None

Affiliated with

Also associated with

Rating

Gated clock recovery circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Gated clock recovery circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Gated clock recovery circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3560061