Pulse or digital communications – Synchronizers – Frequency or phase control using synchronizing signal
Patent
1992-08-12
1998-10-06
Bocure, Tesfaldey
Pulse or digital communications
Synchronizers
Frequency or phase control using synchronizing signal
331 45, 363148, H04B 1500
Patent
active
058188894
ABSTRACT:
A phase shifter system includes a number of gates 40, 41 for receiving a reference clock and a number of gates 30-33 for receiving a predicted desired phase. The reference clock is manipulated by latches 43-46 and further gates 48, 49 so as to produce quadrature derivatives and these are connected across the resistor chain R1-R9 to produce multilevel waveforms, the steps being selected by selector 36 connected to the resistor nodes under the control of the predicted phase information from gates 30-33. Filtering and reshaping via comparator 50 provides an output clock pulse of desired phase. The output clock can be used to provide phase control in a transmission/reception system on a communications network.
REFERENCES:
patent: 3590386 (1971-06-01), DeJager
patent: 3803499 (1974-04-01), Malik
patent: 4010421 (1977-03-01), Lind
patent: 4379264 (1983-04-01), Lenhardt
patent: 4431969 (1984-02-01), Summers et al.
patent: 4584695 (1986-04-01), Wong et al.
patent: 4683444 (1987-07-01), Kappeler
patent: 4773083 (1988-09-01), Baumbach et al.
patent: 4823363 (1989-04-01), Yoshida
patent: 4943787 (1990-07-01), Swapp
patent: 4949364 (1990-08-01), Yukawa
patent: 5066868 (1991-11-01), Doy, II et al.
patent: 5317288 (1994-05-01), Yung et al.
EPO Search report.
Bocure Tesfaldey
British Telecommunications public limited company
Webster Bryan
LandOfFree
Generation of phase shifted clock using selected multi-level ref does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Generation of phase shifted clock using selected multi-level ref, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generation of phase shifted clock using selected multi-level ref will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-87412