Output buffer circuit and method having improved access
Output buffer circuit for high-speed logic operation
Output buffer circuit having a minimized output voltage propagat
Output buffer circuit with low power pre-output drive
Output buffer circuit with switching speed control circuit
Output buffer incorporating shared intermediate nodes
Output driver circuit with jump start for current sink on demand