CMOS binary counter
CMOS binary up/down counter
CMOS incrementer cell suitable for high speed operations
Counter circuit having flip-flops for synchronizing carry signal
Counter circuit with two tri-state latches
Counter employing exclusive NOR gate and latches in combination