Search
Selected: P

Phase comparator for a phase locked loop

Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase controllable multichannel signal generator having...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase detector for all-digital phase locked and delay locked...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase difference delay control system for accommodating...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase frequency detector with limited output pulse width and...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase frequency detector with limited output pulse width and...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Correction for skew – phase – or rate
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase interpolator for a timing signal generating circuit

Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase locked distributed time reference for digital processing a

Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase-controlled source synchronous interface circuit

Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase-locked loop having dynamically adjustable up/down...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Phase-locked loop having dynamically adjustable up/down...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Photonic clock distribution method and apparatus for...

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical access control

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical access control

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical device bonding

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Particular communication authentication technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical device placement assistant

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Protection at a particular protocol layer
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical layer device with output buffer for link pulse...

Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical layer energy saving technique for transceivers

Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical layer security manager for memory-mapped serial communi

Electrical computers and digital processing systems: support – Multiple computer communication using cryptography – Protection at a particular protocol layer
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Physical presence determination in a trusted platform

Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.