Pseudo-LRU for a locking cache
Pseudo-random address generation mechanism that reduces address
Pseudorandom data storage
Pulsed Y-decoders for improving bitline precharging in memories
Purge control for ON-chip cache memory
Pushing of clean data to one or more processors in a system...
Pushing of clean data to one or more processors in a system...