Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Patent
1995-08-18
1999-04-27
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
711170, 395670, G06F 1202
Patent
active
058976620
ABSTRACT:
It is known that virtual memory segments that are allocated together tend to be used together. With existing sequential address allocation mechanisms, this in turn means that programs tend to end up using the same set or sets of virtual segment addresses (i.e., in the same minitable or minitables), which, as mentioned, leads to increased address translation time because of clumping. The address allocation mechanism of the present invention reduces clumping by allocating virtual segment addresses in a pseudo-random order. This decreases the likelihood that virtual segment addresses that are allocated together end up in the same set or sets of virtual segment addresses within the address translation table.
REFERENCES:
patent: 3626378 (1971-12-01), Salle et al.
patent: 4064558 (1977-12-01), Hughes et al.
patent: 4463424 (1984-07-01), Mattson et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4736287 (1988-04-01), Druke et al.
patent: 4736293 (1988-04-01), Patrick
patent: 4835734 (1989-05-01), Kodaira et al.
patent: 4922417 (1990-05-01), Churm et al.
patent: 5133061 (1992-07-01), Melton et al.
patent: 5155844 (1992-10-01), Cheng et al.
patent: 5247674 (1993-09-01), Kogure
patent: 5276826 (1994-01-01), Rau et al.
patent: 5301288 (1994-04-01), Newman et al.
patent: 5386536 (1995-01-01), Courts et al.
patent: 5392410 (1995-02-01), Liu
patent: 5530829 (1996-06-01), Beardsley et al.
patent: 5559980 (1996-09-01), Connors et al.
patent: 5561785 (1996-10-01), Blandy et al.
patent: 5561786 (1996-10-01), Morse
patent: 5588138 (1996-12-01), Bai et al.
patent: 5596736 (1997-01-01), Kerns
patent: 5659715 (1997-08-01), Wu et al.
Jerry Huck et al., "Architectural Support for Translation Table Management in Large Address Space Machines," 1993 IEEE, pp. 39-50.
Corrigan Michael Joseph
Levenstein Sheldon Bernard
Stewart Terrence James
International Business Machines - Corporation
Roth Steven W.
Swann Tod R.
Tzeng Fred F.
LandOfFree
Pseudo-random address generation mechanism that reduces address does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Pseudo-random address generation mechanism that reduces address , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pseudo-random address generation mechanism that reduces address will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-683319