Search
Selected: O

Optimized high bandwidth cache coherence mechanism

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimized logging of data elements to a data storage device

Electrical computers and digital processing systems: memory – Storage accessing and control
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimized memory organization in a multi-channel architecture

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimized variable allocation method, optimized variable allocat

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimized virtual memory management for dynamic data types

Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing a cache eviction mechanism by selectively introducing

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing access to multiplexed data streams on a computer syst

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing allocation of sectors in disc drives

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing block-sized operand movement utilizing standard instr

Electrical computers and digital processing systems: memory – Address formation – Slip control – misaligning – boundary alignment
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing cache efficiency within application software

Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing compiler having data cache prefetch spreading

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing computer performance by using data compression...

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing data bandwidth across a variable asynchronous...

Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing data movement with hardware operations

Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing data transfer performance through partial write...

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing execution of I/O requests for a disk drive in a...

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing hardware TLB reload performance in a...

Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing I/O performance in a RAID subsystem using an...

Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing information lifecycle management for fixed storage

Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Optimizing memory accesses for network applications using...

Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate

  [ 0.00 ] – not rated yet Voters 0   Comments 0
  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.