Multiple master inter integrated circuit bus system
Multiprocessor arrangement including bus arbitration scheme invo
Multiprocessor communication using reduced addressing lines
Multiprocessor system bus protocol with group addresses,...
Multiprocessor system having shared buses, prioritized...
Multiprocessor system with multiple memory buses for access...
Multiprocessor system, shared-memory controlling method,...