Multiple master inter integrated circuit bus system

Details Multiple master inter integrated circuit bus system Multiple master inter integrated circuit bus system

2007-10-09

2007-10-09

Myers, Paul R. (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

C709S223000, C713S310000, C713S323000, C713S340000, C710S104000, C370S475000, C714S038110

Reexamination Certificate

active

11045682

ABSTRACT:
A multiple-master Inter Integrated Circuit (“I2C”) bus system includes a first master device including a first processing device within a first power boundary and a second master device including a second processing device within a second power boundary connected through a single I2C bus to one or more slave devices. The second master device utilizes a software algorithm or hardware component to detect or manage power up of the first power boundary. Additionally, the second master device includes a bus control algorithm that allows it, once initiated, to communicate with the connected slave device, to direct the first power boundary to activate or detect that the first power boundary has powered up, and to release the I2C bus. Once the first processor has initialized, the first master device acquires control of the I2C bus without arbitration or interference with the second master device.

REFERENCES:
patent: 4484273 (1984-11-01), Stiffler et al.
patent: 5129080 (1992-07-01), Smith
patent: 5544077 (1996-08-01), Hershey
patent: 5951661 (1999-09-01), Tavallaei et al.
patent: 6389496 (2002-05-01), Matsuda
patent: 6396169 (2002-05-01), Voegeli et al.
patent: 6449289 (2002-09-01), Quicksall
patent: 6453423 (2002-09-01), Loison
patent: 6574740 (2003-06-01), Odaohhara et al.
patent: 6622265 (2003-09-01), Gavin
patent: 6636915 (2003-10-01), Dabby et al.
patent: 6715013 (2004-03-01), Touchet
patent: 6754240 (2004-06-01), Crummey et al.
patent: 6915441 (2005-07-01), Macior wski et al.
patent: 6970961 (2005-11-01), Heitkamp et al.
patent: 7020076 (2006-03-01), Alkalai et al.
patent: 7039734 (2006-05-01), Sun et al.
patent: 7082488 (2006-07-01), Larson et al.
patent: 7117283 (2006-10-01), Trembley
patent: 7162279 (2007-01-01), Gupta
patent: 2003/0131281 (2003-07-01), Jung et al.
patent: 2004/0252966 (2004-12-01), Holloway et al.
patent: 2005/0125521 (2005-06-01), Grimm et al.
patent: 2005/0198419 (2005-09-01), Noda
patent: 2006/0020733 (2006-01-01), Sarda
patent: 2006/0179184 (2006-08-01), Fields et al.
“The 12C-Bus Specification Version 2.1”—Jan. 2000.

Affiliated with

Also associated with

Rating

Multiple master inter integrated circuit bus system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple master inter integrated circuit bus system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple master inter integrated circuit bus system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3900670