Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Inventor
active
Design for flip chip joint pad/LGA pad
Method for controlling solder bump height and volume for substra
Method for producing a multilayer interconnection structure
Multiregion solder interconnection structure
Printed circuit substrate with solder formed on pad-on-via and p
No associations
LandOfFree
Yohko Mashimoto does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Yohko Mashimoto, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yohko Mashimoto will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-902516