Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Inventor
active
Externally-loaded weighted random test pattern compression
Hybrid scan-based delay testing technique for compact and...
Low hardware overhead scan based 3-weight weighted random...
Method and apparatus for testing logic circuit designs
Method for blocking unknown values in output response of...
No associations
LandOfFree
Seongmoon Wang does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Seongmoon Wang, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Seongmoon Wang will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2809374