Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-04-26
2005-04-26
Chase, Shelly A (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06886124
ABSTRACT:
Techniques for generating a test set for hard to detect faults is disclosed. A set of hard to detect faults is identified. A test set for the hard to detect faults is generated by using an improved automatic test pattern generator. The improved automatic test pattern generator is adapted to consider hardware overhead and test sequence lengths, the hardware overheads being incurred when each new testcube is added to the test set. Parallel and serial type test per scan built-in self test circuits designed and adapted to use the disclosed improved automatic test pattern generator are also disclosed.
REFERENCES:
patent: 5323400 (1994-06-01), Agarwal et al.
patent: 5612963 (1997-03-01), Koenemann et al.
patent: 6061818 (2000-05-01), Touba et al.
patent: 6067651 (2000-05-01), Rohrbaugh et al.
patent: 6662327 (2003-12-01), Rajski
patent: 6694466 (2004-02-01), Tsai et al.
Geuzebroek et al., test point insertion for compact test sets, 2000, goggle.com, p. 1 to 10.*
Strole et al., TESTCHIP: a chip for weight random pattern generation, evaluation and test control, Jul. 1991, IEEE journal of SS Ckt vol. 26, No. 7, p. 1056-1063.*
Stephan et al. Combination test generation using stisfiability, Sep. 1996, IEEE Trans on computer Aid Design vol. 15, No. 9, p. 1167, 1176.*
Neebel et al., multiple weighted cellular automata, 1994, IEEE, p. 81 to 86.*
AlShaibi et al., fixed biased pseudorandom built in self test for random pattern resistant circuits, 1994, IEEE p. 929 to 938.*
Kapur et al. design of an effective weighted random pattern generation system, 1994, IEEE, p. 491-500.*
Goel, AN implicit Enumeration algorithm to generate tests for combinational logic circuits, 1996, IEEE proceedings of FTCS-25 vol. III, p. 337-343.*
Goldstein, Controllability/Observability analysis for digital circuits, Sep. 1979, IEEE, Trans on CKTs CAS-26, No. 9, p. 685-693.*
M. Abramovici, M. A. Breuer, and A. D. Friedman.Digital Systems Testing and Testable Design. Computer Science Press, New York, N.Y., 1990.
M. F. AlShaibi and C. R. Kime. MFBIST: A BIST Method for Random Pattern Resistant Circuits. InProceedings IEEE International Test Conference, pp. 176-185, 1996.
M. Bershteyn. Calculation of Multiple Sets of Weights for Weighted Random Testing. InProceedings IEEE International Test Conference, pp. 1031-1040, 1993.
P. H. B., W. H. McAnney, and J. Savir.Built-In Test for VLSI: Pseudorandom Techniques. John Wiley & Sons, 1987.
D. E. Goldberg.Genetic Algorithms in Search, Optimization, and Machine Learning. Addison Wesley, Reading, M.A., 1989.
J. Hartmann and G. Kemnitz. How to Do Weighted Random Testing for BIST. InProceedings IEEE International Conference on Computer-Aided Design, pp. 568-571, 1993.
J. H. Holland.Adaptation in Natural and Artificial Systems. University of Michigan Press, Ann Arbor, M.I., 1975.
M. Karkala, N A. Touba, and H.-J. Wunderlich. Special ATPG to Correlate Test Patterns for Low-Overhead Mixed-Mode BIST. InIn proceedings 7γrd Asian Test Symposium, 1998.
S. Pateras and J. Rajski. Cube-Contained Random Patterns and Their Application to the Complete Testing of Synthesized Multi-level Circuits. InProceedings IEEE International Test Conference, pp. 473-482, 1991.
I. Pomeranz and S. Reddy. 3-Weight Pseudo-Random Test Generation Based on a Deterministic Test Set for Combinational and Sequential Circuits.IEEE Trans. On Computer-Aided Design of Integrated Circuit and System, vol. 12:1050-1058, Jul. 1993.
N. Touba and E. McCluskey. Synthesis of Mapping Logic for Generating Trans-formed Pseudo-Random Patterns for BIST. InProceedings IEEE International Test Conference, pp. 674-682, 1995.
N. A. Touba and E. J. McCluskey. Altering a Pseudo-Random Bit Sequence for Scan-Based BIST. In ProceedingsIEEE International Test Conference, pp. 167-175, 1996.
H.-J. Wunderlich and G. Kiefer. Bit-Flipping BIST. InProceedings VLSI Testing Symposium, pp. 337-343, 1996.
H.-J. Wunderlich. Multiple Distributions for Biased Random Test Patterns. InProceedings IEEE International Test Conference, pp. 236-244, 1988.
S. Hellebrand. B. Reeb. S. Tarnick. H.-J. Wunderlich. Pattern Generation for a Deterministic BIST Scheme. InProceedings IEEE International Test Conference, pp. 88-94, 1995.
J. A. Waicukauski. E. Lindbloom. E. B. Eichelberger. O. P. Forlenza. A method for generating weighted random test patterns. IBM J. Res. Develop. vol. 33 No. 2 Mar. 1989, pp. 149-161.
G. Kiefer and H.-J. Wunderlich. Using BIST Control for Pattern Generation. InProceedings IEEE International Test Conference, pp. 347-355, 1997.
J. L. Hennessy and David A. Patterson. Computer Organization and Design.
On-Chip Bus Attributes. Specification 1 Version 1.0 (OCB 1 1.0) dated Aug. 1998, On-Chip Bus Development Working Group, VSI Alliance.
B. Reeb and H.-J. Wunderlich. Deterministic Pattern Generation for Weighted Random Pattern Testing. InProceedings IEEE International Test Conference, pp. 30-36, 1996.
. Savaria. B. Lague. B. Kaminska. A Fragmatic Approach to the Design of Self-Testing Circuits. Electrical Engineering Dept., Ecole Polytechnique de Montreal. InProceedings IEEE International Test Conference, pp. 745-754, 1989.
H.-C. Tsai. K.-T. Cheng. C.-J. Lin. S. Bhawmik. Efficient Test-Point Selection for Scan-Based BIST. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 6, No. 4, Dec. 1998.
N. Tamarapalli and Janusz Rajski. Constructive Multi-Phase Test Point Insertion for Scan-Based BIST. InProceedings IEEE International Test Conference, pp. 649-658, 1996.
Chase Shelly A
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Low hardware overhead scan based 3-weight weighted random... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Low hardware overhead scan based 3-weight weighted random..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low hardware overhead scan based 3-weight weighted random... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3379998