Excavating
Inventor
active
Adjustable weighted random test pattern generator for logic circ
CMOS transistor network to gate level model extractor for simula
Constrained signature-based test
Dft technique for avoiding contention/conflict in logic...
Generalized fault model for defects and circuit marginalities
No associations
LandOfFree
Sandip Kundu does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Sandip Kundu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sandip Kundu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-620919