Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Inventor
active
Clock distribution network architecture with clock skew...
Low-power CMOS flip-flop
Low-power driver with energy recovery
Method and apparatus for generating a clock signal having a...
Ramped clock digital storage control
No associations
LandOfFree
Marios C. Papaefthymiou does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Marios C. Papaefthymiou, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Marios C. Papaefthymiou will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2209106