Clock distribution network architecture with clock skew...

Details Clock distribution network architecture with clock skew... Clock distribution network architecture with clock skew...

2011-06-07

2011-06-07

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S291000, C327S292000, C327S294000

Reexamination Certificate

active

07956664

ABSTRACT:
Disclosed herein is a digital system that includes a distribution network having a path to carry a reference clock and an adjustable delay element disposed along the path, and first and second clock domains coupled to the distribution network to receive the reference clock and configured to be driven by respective clock waveforms, each of which has a frequency in common with the reference clock. The digital system further includes a phase detector coupled to the first and second clock domains to generate a phase difference signal based on the clock waveforms, and a control circuit coupled to the phase detector and configured to adjust the adjustable delay element based on the phase difference signal.

REFERENCES:
patent: 5559463 (1996-09-01), Denker et al.
patent: 5838203 (1998-11-01), Stamoulis et al.
patent: 5999025 (1999-12-01), New
patent: 6011441 (2000-01-01), Ghoshal
patent: 6150865 (2000-11-01), Fluxman et al.
patent: 6720815 (2004-04-01), Mizuno
patent: 2002/0140487 (2002-10-01), Fayneh et al.
patent: 2005/0114820 (2005-05-01), Restle
patent: 2006/0152293 (2006-07-01), McCorquodale et al.
patent: 2007/0168786 (2007-07-01), Drake et al.
International Search Report and Written Opinion issued in related PCT application No. PCT/US2007/086304 mailed Mar. 3, 2009.
Chan, et al., “A 4.6GHZ Resonant Global Clock Distribution Network,”IEEE International Solid-State Circuits Conference(2004).
Chueh, et al., “Two-Phase Resonant Clock Distribution,”Proceedings of the IEEE Computer Society Annual Symposium on VLSI New Frontiers on VLSI Design(2005).
Cooke, et al., “Energy Recovery Clocking Scheme and Flip-Flops for Ultra Low-Energy Applications,”ISLPED '03(2003).
Drake, et al., “Resonant Clocking Using Distributed Parasitic Capacitance,”IEEE Journal of Solid-State Circuits, vol. 39, No. 9 (2004).
Dunning, Jim, “An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors,”IEEE Journal of Solid-State Circuits, vol. 30, No. 4 (1995).
Favalli, et al., “Testing Scheme for IC's Clocks,”IEEE European Design and Test Conference(1997).
Sathe, et al., “A 1.1GHz Charge-Recovery Logic,”IEEE International Solid-State Circuits Conference(2006).
Gutnik, et al., “Active GHz Clock Network Using Distributed PLLs,”IEEE Journal of Solid-State Circuits, vol. 35, No. 11 (2000).
Ziesler, et al., “A 225 MHz Resonant Clocked ASIC Chip,” ISLPED '03 (2003).
Chan, et al., “Design of Resonant Global Clock Distributions,” Proceedings of the 21stInternational Conference on Computer Design, IEEE Computer Society, pp. 248-253 (2003).
Non-final office action dated Jun. 29, 2009, in U.S. Appl. No. 11/949,669 (now U.S. Patent No. 7,719,317).

Affiliated with

Also associated with

Rating

Clock distribution network architecture with clock skew... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution network architecture with clock skew..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution network architecture with clock skew... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2732773