Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Total dielectric isolation
Inventor
active
Compliant passivated edge seal for low-k interconnect...
Damascene interconnect structures including etchback for...
Device and methodology for reducing effective dielectric...
Edge seal for integrated circuit chips
Exposed pore sealing post patterning
No associations
LandOfFree
Lee M. Nicholson does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Lee M. Nicholson, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Lee M. Nicholson will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2845689