Static information storage and retrieval
Floating gate
Particular biasing
Inventor
active
Control of backgate bias for low power high speed CMOS/SOI devic
Edge doping processes for mesa structures in SOS and SOI devices
Flash EEPROM cell and array with bifurcated floating gates
Flash EEPROM cell having gap between floating gate and drain for
High speed silicon-on-insulator device
No associations
LandOfFree
Chen-Chi P. Chang does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Chen-Chi P. Chang, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chen-Chi P. Chang will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-85631