Edge doping processes for mesa structures in SOS and SOI devices

Details Edge doping processes for mesa structures in SOS and SOI devices Edge doping processes for mesa structures in SOS and SOI devices

1989-04-27

1991-07-02

Chaudhuri, Olik

Fishing, trapping, and vermin destroying

437160, 437162, 437164, 148DIG31, 148DIG44, H01L 21225

Patent

active

050285645

ABSTRACT:
Methods of fabricating heavily doped edges of mesa structures in silicon-on-sapphire and silicon-on-insulator semiconductor devices. The methods are self-aligning and require a minimum of masking steps to achieve. The disclosed methods reduce edge leakage and resolve N-channel threshold voltage instability problems. Mesa structures are formed that comprise N-channel and P-channel regions having a thermal oxide layer deposited thereover. A doping layer of borosilicate glass, or alternatively, an undoped oxide layer that is subsequently implanted, is deposited over the mesa structures. In the first method, the doping layer is etched by means of an anisotropic plasma etching procedure to form oxide spacers at the edges of the mesa structures. The doping layer is removed from the N-mesa structures using an N-channel mask and wet oxide etching procedure. The structure is then heated to a relatively high temperature to drive the dopant into the edges of the N-channel mesa structures. The protective layers are then removed by a wet etching procedure. The semiconductor device is fabricated to completion in a conventional manner thereafter. In the second method, a nitride layer is deposited over the mesa structures and thermal oxide layer. A thin oxide layer, which is generally deposited by means of a chemical vapor deposition procedure, is deposited over the silicon nitride layer. The formed structure is then processed to expose the N-channel mesa structures. This is accomplished using an N-well mask, the oxide layer is etched to expose the silicon nitride layer over the N-channel, and the nitride layer covering the N-channel is removed by means of hot phosphoric acid using the oxide layer as a mask. The doping layer is then deposited over the mesa structures. This doping layer is then heated to drive the dopant/implant into the edges of the N-channel mesa structures. The doping layer is then removed by wet oxide etching, the nitride layer is removed by rinsing in hot phosphoric acid and the thermal oxide layer is removed by a wet oxide etching procedure. The semiconductor device is again fabricated to completion in a conventional manner thereafter.

REFERENCES:
patent: 3890632 (1975-06-01), Ham et al.
patent: 4072974 (1978-02-01), Ipri
patent: 4178191 (1979-12-01), Flatley
patent: 4199860 (1980-04-01), Beelitz et al.
patent: 4649626 (1987-03-01), Leong

Affiliated with

Also associated with

Rating

Edge doping processes for mesa structures in SOS and SOI devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Edge doping processes for mesa structures in SOS and SOI devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Edge doping processes for mesa structures in SOS and SOI devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1247037