Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-08-21
2007-08-21
Britt, Cynthia (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S731000
Reexamination Certificate
active
11098703
ABSTRACT:
A method and apparatus for providing ordered capture clocks to detect or locate faults within N clock domains and faults crossing any two clock domains in an integrated circuit or circuit assembly in self-test or scan-test mode, where N>1 and each domain has a plurality of scan cells. The method and apparatus allows generating and loading N pseudorandom or predetermined stimuli to all the scan cells within the N clock domains in the integrated circuit or circuit assembly during the shift operation, applying an ordered sequence of capture clocks to all the scan cells within the N clock domains during the capture operation, compacting or comparing N output responses of all the scan cells for analysis during the compact/compare operation, and repeating the above process until a predetermined limiting criteria is reached. A computer-aided design (CAD) system is further developed to realize the method and synthesize the apparatus.
REFERENCES:
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5680543 (1997-10-01), Bhawmik
patent: 5909451 (1999-06-01), Lach et al.
patent: 5991909 (1999-11-01), Rajski et al.
patent: 6070260 (2000-05-01), Buch et al.
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6195776 (2001-02-01), Ruiz et al.
patent: 6327684 (2001-12-01), Nadeau-Dostie et al.
patent: 6442722 (2002-08-01), Nadeau-Dostie et al.
patent: 6966021 (2005-11-01), Rajski et al.
patent: 7007213 (2006-02-01), Wang et al.
patent: 2003/0097614 (2003-05-01), Rajski et al.
patent: 2 307 535 (2000-11-01), None
U.S. Appl. No. 60/089,620, filed Jun. 16, 1998, Hassan et al.
Hetherington et al, ‘Logic BIST for Large Industrial Designs: Real Issues and Case Studies’, Proc., IEEE International Test Conference, Paper No. 142, 1999, pp. 358-367.
Hsu Po-Ching
Wang Laung-Terng
Wen Xiaoqing
Britt Cynthia
Syntest Technologies, Inc.
Zegeer Jim
LandOfFree
Multiple-capture DFT system for detecting or locating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple-capture DFT system for detecting or locating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-capture DFT system for detecting or locating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3886557