Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-04-17
2007-04-17
Decady, Albert (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S030000, C714S733000, C375S224000
Reexamination Certificate
active
10868342
ABSTRACT:
A diagnostic mechanism for an integrated circuit2uses a radio interface circuit16to provide communication between an external diagnostic device22and one or more diagnostic circuits26, 28within the integrated circuit2. The use of a radio communication link for diagnostic data and control reduces the required pin count for the integrated circuit2.
REFERENCES:
patent: 5764655 (1998-06-01), Kirihata et al.
patent: 6331782 (2001-12-01), White et al.
patent: 6412086 (2002-06-01), Friedman et al.
patent: 6759863 (2004-07-01), Moore
patent: 6865503 (2005-03-01), Harper et al.
patent: 6895532 (2005-05-01), Raynham
patent: 2002/0137501 (2002-09-01), Datar et al.
patent: 2003/0212941 (2003-11-01), Gillies et al.
patent: 2004/0025097 (2004-02-01), Lou
patent: 2005/0110778 (2005-05-01), Ayed
patent: 2005/0138499 (2005-06-01), Pileggi et al.
patent: 2005/0193294 (2005-09-01), Hildebrant
patent: 2005/0193295 (2005-09-01), Fenech Saint Genieys
patent: 2005/0260963 (2005-11-01), Ponce De Leon et al.
Flynn David Walter
Muller Michael Peter
Patel Dipesh Ishwerbhai
ARM Limited
De'cady Albert
Nixon & Vanderhye P.C.
Trimmings John P.
LandOfFree
Diagnostic mechanism for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Diagnostic mechanism for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Diagnostic mechanism for an integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3778850