Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-11-09
2000-07-18
Booth, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438952, 438636, 438637, 438233, 438700, H01L 21336
Patent
active
06090674&
ABSTRACT:
Improved etching of sub-micron diameter via or contact holes in integrated circuits is achieved by first coating the dielectric layer through which the hole is to be etched with successive layers of titanium and silicon oxynitride. This is followed by coating with a conventional photoresist mask which is thinner than usual, thereby allowing for improved resolution. Etching is carried out in two stages. First, only the oxynitride and titanium layers are etched with minimal penetration into the dielectric. In this way a hard mask of titanium is formed. It's optical fidelity is excellent since the combination of silicon oxynitride and titanium act as a very efficient anti-reflection coating. Etching of the hole is then completed using a different etch which also removes the remaining photoresist, the silicon oxynitride as well as some of the titanium. Provided the thicknesses of the layers are within the ranges taught by the invention, a via/contact hole of uniform cross-section and, having the correct diameter, will be formed.
REFERENCES:
patent: 5468342 (1995-11-01), Nulty et al.
patent: 5518962 (1996-05-01), Murao
patent: 5578524 (1996-11-01), Fukase et al.
patent: 5595938 (1997-01-01), Miyazaki
patent: 5661344 (1997-08-01), Havemann et al.
patent: 5670423 (1997-09-01), Yoo
patent: 5882999 (1999-03-01), Anderson et al.
patent: 5920796 (1999-07-01), Wang et al.
patent: 5922622 (1999-07-01), Lee et al.
patent: 5976966 (1999-11-01), Inoue
patent: 5985753 (1998-08-01), Yu et al.
patent: 6025255 (1998-06-01), Chen et al.
Hsieh Hung-Chang
Lee Jin-Yuan
Liaw Jhon-Jhy
Lin Hua-Tai
Ackerman Stephen B.
Booth Richard
Hack Jonathan
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Method of forming a hole in the sub quarter micron range does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a hole in the sub quarter micron range, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a hole in the sub quarter micron range will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2036143