Wired-or typed page buffer having cache function in a...

Details Wired-or typed page buffer having cache function in a... Wired-or typed page buffer having cache function in a...

2005-12-27

2009-02-24

Nguyen, Dang T (Department: 2824)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S185120, C365S185220

Reexamination Certificate

active

07495968

ABSTRACT:
Disclosed is a page buffer having a wired-OR type structure and a cache function which is adapted for use in a nonvolatile semiconductor memory device and a method of programming same. The page buffer embeds the cache latch block in relation to the cache function. Moreover, the nonvolatile semiconductor memory device includes an output driver enabling an internal output line to be unidirectional driven, thereby enabling a program-verifying operation using the wired-OR scheme.

REFERENCES:
patent: 5638326 (1997-06-01), Hollmer et al.
patent: 6671204 (2003-12-01), Im
patent: 7149130 (2006-12-01), Lee
patent: 2005/0018488 (2005-01-01), Kim et al.
patent: 2006/0083063 (2006-04-01), Lee et al.
patent: 2006/0120152 (2006-06-01), Lee et al.
patent: 2004-133993 (2004-04-01), None
patent: 1020000059746 (2000-10-01), None
patent: 1020030033679 (2003-05-01), None
patent: 1020040067195 (2004-07-01), None

Affiliated with

Also associated with

Rating

Wired-or typed page buffer having cache function in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wired-or typed page buffer having cache function in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wired-or typed page buffer having cache function in a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4120732