Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-02-13
2007-02-13
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S173000, C438S212000, C438S283000
Reexamination Certificate
active
10853177
ABSTRACT:
A method of manufacturing provides a vertical transistor particularly suitable for high density integration and which includes potentially independent gate structures on opposite sides of a semiconductor pillar formed by etching or epitaxial growth in a trench. The gate structure is surrounded by insulating material which is selectively etchable to isolation material surrounding the transistor. A contact is made to the lower end of the pillar (e.g. the transistor drain) by selectively etching the isolation material selective to the insulating material. The upper end of the pillar is covered by a cap and sidewalls of selectively etchable materials so that gate and source connection openings can also be made by selective etching with good registration tolerance. A dimension of the pillar in a direction parallel to the chip surface is defined by a distance between isolation regions and selective etching and height of the pillar is defined by thickness of a sacrificial layer.
REFERENCES:
patent: 4851889 (1989-07-01), Matsuzaki
patent: 5293053 (1994-03-01), Malhi et al.
patent: 5346844 (1994-09-01), Cho et al.
patent: 5374571 (1994-12-01), Mukherjee et al.
patent: 5656842 (1997-08-01), Iwamatsu et al.
patent: 5668391 (1997-09-01), Kim et al.
patent: 5723233 (1998-03-01), Garza et al.
patent: 5766806 (1998-06-01), Spence
patent: 5766829 (1998-06-01), Cathey, Jr. et al.
patent: 5831329 (1998-11-01), Marso et al.
patent: 5886382 (1999-03-01), Witek
patent: 5937283 (1999-08-01), Lee
patent: 5963800 (1999-10-01), Augusto
patent: 6037202 (2000-03-01), Witek
patent: 6392271 (2002-05-01), Alavi et al.
patent: 6475865 (2002-11-01), Yang et al.
patent: 6596597 (2003-07-01), Furukawa et al.
patent: 2003/0201500 (2003-10-01), Furukawa et al.
patent: 3-225873 (1991-10-01), None
J.M. Hergenrother et al.; “The Vertical Replacement-Gate (VRG)MOSFET: A 50-nm Vertical MOSFET with Lithography-Independent Gate Length”; Bell Labs., Lucent Technologies.
“Revolutionary Transistor Design Turns the Silicon World on End”; www.bell-labs.com
ews/1999
ovember.
Furukawa Toshiharu
Hakey Mark C.
Holmes Steven J.
Horak David V.
Leas James M.
Barnes Seth
International Business Machines - Corporation
Sabo William D.
Whitham Curtis Christofferson & Cook PC
Wilczewski M.
LandOfFree
Vertical dual gate field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Vertical dual gate field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vertical dual gate field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3812631